

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library ← The Guide

multiprocessor simulation

SPARCH

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction

Terms used multiprocessor simulation

Found 43,384 of 171,143

Sort results

results

relevance by Display expanded form

Save results to a Binder ? Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

window Result page: $1 \frac{2}{}$

<u> 5 6 7 8</u> <u>34</u>

Relevance scale

Best 200 shown

Cache inclusion and processor sampling in multiprocessor simulations

Jacqueline Chame, Michel Dubois

June 1993 ACM SIGMETRICS Performance Evaluation Review, Proceedings of the 1993 ACM SIGMETRICS conference on Measurement and modeling of computer systems SIGMETRICS '93, Volume 21 Issue 1

Publisher: ACM Press

Full text available: pdf(1.17 MB)

Additional Information: full citation, abstract, references, citings, index terms, review

The evaluation of cache-based systems demands careful simulations of entire benchmarks. Simulation efficiency is essential to realistic evaluations. For systems with large caches and large number of processors, simulation is often too slow to be practical. In particular, the optimized design of a cache for a multiprocessor is very complex with current techniques. This paper addresses these problems. First we introduce necessary and sufficient conditions for cache inclusion in systems with invalid ...

2 Execution-driven simulation of multiprocessors: address and timing analysis



S. Dwarkadas, J. R. Jump, J. B. Sinclair

October 1994 ACM Transactions on Modeling and Computer Simulation (TOMACS), Volume 4 Issue 4

Publisher: ACM Press

Full text available: pdf(1.58 MB)

Additional Information: full citation, abstract, references, citings, index terms

This article describes and evaluates an efficient execution-driven technique for the simulation of multiprocessors that includes the simulation of system memory and that is driven by real program work loads. The technique produces correctly interleaved address traces at run-time without disk access overhead or hardware support, allowing accurate simulation of the effects of a variety of architectural alternatives on programs. We have implemented a simulator based on this technique that offe ...

Keywords: distributed systems, execution-driven simulation, parallel tracing, sharedmemory multiprocessors

3 Parallel simulation of chip-multiprocessor architectures



Matthew Chidester, Alan George

July 2002 ACM Transactions on Modeling and Computer Simulation (TOMACS), Volume 12 Issue 3



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

	The same and the		
Search Results		BROWSE SEARCH	IEEE XPLORE GUIDE
Your search	"((multiprocessor simulation in matched 23 of 1318251 doo in of 100 results are displayed		© e-mail gorder.
» Search O	ptions	Modify Search	
View Session History		((multiprocessor simulation) <in>metadata)</in>	Search_
New Search		Check to search only within this results set	
» Key		Display Format:	& Abstract
IEEE JNL	IEEE Journal or Magazine	view selected items Select All Deselect	All
IEE JNL	IEE Journal or Magazine	•	
IEEE CNF	IEEE Conference Proceeding	Apduhan, B.O.; Sueyoshi, T.; Namiuch	ni, Y.; Tezuka, T.; Arita, I.;
IEE CNF	IEE Conference Proceeding	International Phoenix Conference on 1-3 April 1992 Page(s):539 - 546	Conference Proceedings., Eleventh A
IEEE STD	IEEE Standard	Digital Object Identifier 10.1109/PCCC	2.1992.200602
		AbstractPlus Full Text: PDF(576 KB) Rights and Permissions	IEEE CNF
		2. The Augmint multiprocessor simula Nguyen, AT.; Michael, M.; Sharma, A Computer Design: VLSI in Computers IEEE International Conference on 7-9 Oct. 1996 Page(s):486 - 490 Digital Object Identifier 10.1109/ICCD	A.; Torrellas, J.; and Processors, 1996. ICCD '96. Proce
		AbstractPlus Full Text: PDF(564 KB) Rights and Permissions	IEEE CNF
		3. Limes: a multiprocessor simulation Magdic, D.; Microelectronics, 1997. Proceedings., Volume 2, 14-17 Sept. 1997 Page(s): Digital Object Identifier 10.1109/ICME	1997 21st International Conference on 841 - 844 vol.2
		AbstractPlus Full Text: PDF(428 KB) Rights and Permissions	IEEE CNF
		4. Performance improvement of multipand communication Moo-Kyoung Chung, Heejun Shim, Chapid System Prototyping, 2005. (RSI 8-10 June 2005 Page(s): 158 - 164 Digital Object Identifier 10.1109/RSP.2	nong-Min Kyung; P 2005). The 16th IEEE International Wo

5. Exploring energy/performance tradeoffs in shared memory MPSoCs: sno coherence vs. software solutions
Loghi, M.; Poncino, M.;

AbstractPlus | Full Text: PDF(272 KB) | IEEE CNF

Г

Rights and Permissions

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	19	"6466898"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/20 18:07
L3	582	703/21	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/20 18:07
L4	72	703/21 and multiprocessor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/20 18:07
L5	7	703/21 and multiprocessor and resource and behavioral	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/20 18:10
L6	286	multiprocessor and resource and behavioral	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/20 18:10
L7	116	multiprocessor and resource and behavioral and simulation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/20 18:10
L8	2	multiprocessor.ab. and resource and behavioral and simulation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/02/20 18:10